VirtualBox

source: vbox/trunk/src/VBox/Additions/x11/x11include/libdrm-2.0.1/radeon_drm.h@ 35304

最後變更 在這個檔案從35304是 17237,由 vboxsync 提交於 16 年 前

Additions/x11/x11include: blast! Removed keywords from new X.Org header files
  • 屬性 svn:eol-style 設為 native
檔案大小: 25.7 KB
行 
1/* radeon_drm.h -- Public header for the radeon driver -*- linux-c -*-
2 *
3 * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.
4 * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
5 * Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All rights reserved.
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
23 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
24 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
25 * DEALINGS IN THE SOFTWARE.
26 *
27 * Authors:
28 * Kevin E. Martin <[email protected]>
29 * Gareth Hughes <[email protected]>
30 * Keith Whitwell <[email protected]>
31 */
32
33#ifndef __RADEON_DRM_H__
34#define __RADEON_DRM_H__
35
36/* WARNING: If you change any of these defines, make sure to change the
37 * defines in the X server file (radeon_sarea.h)
38 */
39#ifndef __RADEON_SAREA_DEFINES__
40#define __RADEON_SAREA_DEFINES__
41
42/* Old style state flags, required for sarea interface (1.1 and 1.2
43 * clears) and 1.2 drm_vertex2 ioctl.
44 */
45#define RADEON_UPLOAD_CONTEXT 0x00000001
46#define RADEON_UPLOAD_VERTFMT 0x00000002
47#define RADEON_UPLOAD_LINE 0x00000004
48#define RADEON_UPLOAD_BUMPMAP 0x00000008
49#define RADEON_UPLOAD_MASKS 0x00000010
50#define RADEON_UPLOAD_VIEWPORT 0x00000020
51#define RADEON_UPLOAD_SETUP 0x00000040
52#define RADEON_UPLOAD_TCL 0x00000080
53#define RADEON_UPLOAD_MISC 0x00000100
54#define RADEON_UPLOAD_TEX0 0x00000200
55#define RADEON_UPLOAD_TEX1 0x00000400
56#define RADEON_UPLOAD_TEX2 0x00000800
57#define RADEON_UPLOAD_TEX0IMAGES 0x00001000
58#define RADEON_UPLOAD_TEX1IMAGES 0x00002000
59#define RADEON_UPLOAD_TEX2IMAGES 0x00004000
60#define RADEON_UPLOAD_CLIPRECTS 0x00008000 /* handled client-side */
61#define RADEON_REQUIRE_QUIESCENCE 0x00010000
62#define RADEON_UPLOAD_ZBIAS 0x00020000 /* version 1.2 and newer */
63#define RADEON_UPLOAD_ALL 0x003effff
64#define RADEON_UPLOAD_CONTEXT_ALL 0x003e01ff
65
66/* New style per-packet identifiers for use in cmd_buffer ioctl with
67 * the RADEON_EMIT_PACKET command. Comments relate new packets to old
68 * state bits and the packet size:
69 */
70#define RADEON_EMIT_PP_MISC 0 /* context/7 */
71#define RADEON_EMIT_PP_CNTL 1 /* context/3 */
72#define RADEON_EMIT_RB3D_COLORPITCH 2 /* context/1 */
73#define RADEON_EMIT_RE_LINE_PATTERN 3 /* line/2 */
74#define RADEON_EMIT_SE_LINE_WIDTH 4 /* line/1 */
75#define RADEON_EMIT_PP_LUM_MATRIX 5 /* bumpmap/1 */
76#define RADEON_EMIT_PP_ROT_MATRIX_0 6 /* bumpmap/2 */
77#define RADEON_EMIT_RB3D_STENCILREFMASK 7 /* masks/3 */
78#define RADEON_EMIT_SE_VPORT_XSCALE 8 /* viewport/6 */
79#define RADEON_EMIT_SE_CNTL 9 /* setup/2 */
80#define RADEON_EMIT_SE_CNTL_STATUS 10 /* setup/1 */
81#define RADEON_EMIT_RE_MISC 11 /* misc/1 */
82#define RADEON_EMIT_PP_TXFILTER_0 12 /* tex0/6 */
83#define RADEON_EMIT_PP_BORDER_COLOR_0 13 /* tex0/1 */
84#define RADEON_EMIT_PP_TXFILTER_1 14 /* tex1/6 */
85#define RADEON_EMIT_PP_BORDER_COLOR_1 15 /* tex1/1 */
86#define RADEON_EMIT_PP_TXFILTER_2 16 /* tex2/6 */
87#define RADEON_EMIT_PP_BORDER_COLOR_2 17 /* tex2/1 */
88#define RADEON_EMIT_SE_ZBIAS_FACTOR 18 /* zbias/2 */
89#define RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT 19 /* tcl/11 */
90#define RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED 20 /* material/17 */
91#define R200_EMIT_PP_TXCBLEND_0 21 /* tex0/4 */
92#define R200_EMIT_PP_TXCBLEND_1 22 /* tex1/4 */
93#define R200_EMIT_PP_TXCBLEND_2 23 /* tex2/4 */
94#define R200_EMIT_PP_TXCBLEND_3 24 /* tex3/4 */
95#define R200_EMIT_PP_TXCBLEND_4 25 /* tex4/4 */
96#define R200_EMIT_PP_TXCBLEND_5 26 /* tex5/4 */
97#define R200_EMIT_PP_TXCBLEND_6 27 /* /4 */
98#define R200_EMIT_PP_TXCBLEND_7 28 /* /4 */
99#define R200_EMIT_TCL_LIGHT_MODEL_CTL_0 29 /* tcl/7 */
100#define R200_EMIT_TFACTOR_0 30 /* tf/7 */
101#define R200_EMIT_VTX_FMT_0 31 /* vtx/5 */
102#define R200_EMIT_VAP_CTL 32 /* vap/1 */
103#define R200_EMIT_MATRIX_SELECT_0 33 /* msl/5 */
104#define R200_EMIT_TEX_PROC_CTL_2 34 /* tcg/5 */
105#define R200_EMIT_TCL_UCP_VERT_BLEND_CTL 35 /* tcl/1 */
106#define R200_EMIT_PP_TXFILTER_0 36 /* tex0/6 */
107#define R200_EMIT_PP_TXFILTER_1 37 /* tex1/6 */
108#define R200_EMIT_PP_TXFILTER_2 38 /* tex2/6 */
109#define R200_EMIT_PP_TXFILTER_3 39 /* tex3/6 */
110#define R200_EMIT_PP_TXFILTER_4 40 /* tex4/6 */
111#define R200_EMIT_PP_TXFILTER_5 41 /* tex5/6 */
112#define R200_EMIT_PP_TXOFFSET_0 42 /* tex0/1 */
113#define R200_EMIT_PP_TXOFFSET_1 43 /* tex1/1 */
114#define R200_EMIT_PP_TXOFFSET_2 44 /* tex2/1 */
115#define R200_EMIT_PP_TXOFFSET_3 45 /* tex3/1 */
116#define R200_EMIT_PP_TXOFFSET_4 46 /* tex4/1 */
117#define R200_EMIT_PP_TXOFFSET_5 47 /* tex5/1 */
118#define R200_EMIT_VTE_CNTL 48 /* vte/1 */
119#define R200_EMIT_OUTPUT_VTX_COMP_SEL 49 /* vtx/1 */
120#define R200_EMIT_PP_TAM_DEBUG3 50 /* tam/1 */
121#define R200_EMIT_PP_CNTL_X 51 /* cst/1 */
122#define R200_EMIT_RB3D_DEPTHXY_OFFSET 52 /* cst/1 */
123#define R200_EMIT_RE_AUX_SCISSOR_CNTL 53 /* cst/1 */
124#define R200_EMIT_RE_SCISSOR_TL_0 54 /* cst/2 */
125#define R200_EMIT_RE_SCISSOR_TL_1 55 /* cst/2 */
126#define R200_EMIT_RE_SCISSOR_TL_2 56 /* cst/2 */
127#define R200_EMIT_SE_VAP_CNTL_STATUS 57 /* cst/1 */
128#define R200_EMIT_SE_VTX_STATE_CNTL 58 /* cst/1 */
129#define R200_EMIT_RE_POINTSIZE 59 /* cst/1 */
130#define R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0 60 /* cst/4 */
131#define R200_EMIT_PP_CUBIC_FACES_0 61
132#define R200_EMIT_PP_CUBIC_OFFSETS_0 62
133#define R200_EMIT_PP_CUBIC_FACES_1 63
134#define R200_EMIT_PP_CUBIC_OFFSETS_1 64
135#define R200_EMIT_PP_CUBIC_FACES_2 65
136#define R200_EMIT_PP_CUBIC_OFFSETS_2 66
137#define R200_EMIT_PP_CUBIC_FACES_3 67
138#define R200_EMIT_PP_CUBIC_OFFSETS_3 68
139#define R200_EMIT_PP_CUBIC_FACES_4 69
140#define R200_EMIT_PP_CUBIC_OFFSETS_4 70
141#define R200_EMIT_PP_CUBIC_FACES_5 71
142#define R200_EMIT_PP_CUBIC_OFFSETS_5 72
143#define RADEON_EMIT_PP_TEX_SIZE_0 73
144#define RADEON_EMIT_PP_TEX_SIZE_1 74
145#define RADEON_EMIT_PP_TEX_SIZE_2 75
146#define R200_EMIT_RB3D_BLENDCOLOR 76
147#define R200_EMIT_TCL_POINT_SPRITE_CNTL 77
148#define RADEON_EMIT_PP_CUBIC_FACES_0 78
149#define RADEON_EMIT_PP_CUBIC_OFFSETS_T0 79
150#define RADEON_EMIT_PP_CUBIC_FACES_1 80
151#define RADEON_EMIT_PP_CUBIC_OFFSETS_T1 81
152#define RADEON_EMIT_PP_CUBIC_FACES_2 82
153#define RADEON_EMIT_PP_CUBIC_OFFSETS_T2 83
154#define R200_EMIT_PP_TRI_PERF_CNTL 84
155#define R200_EMIT_PP_AFS_0 85
156#define R200_EMIT_PP_AFS_1 86
157#define R200_EMIT_ATF_TFACTOR 87
158#define R200_EMIT_PP_TXCTLALL_0 88
159#define R200_EMIT_PP_TXCTLALL_1 89
160#define R200_EMIT_PP_TXCTLALL_2 90
161#define R200_EMIT_PP_TXCTLALL_3 91
162#define R200_EMIT_PP_TXCTLALL_4 92
163#define R200_EMIT_PP_TXCTLALL_5 93
164#define RADEON_MAX_STATE_PACKETS 94
165
166/* Commands understood by cmd_buffer ioctl. More can be added but
167 * obviously these can't be removed or changed:
168 */
169#define RADEON_CMD_PACKET 1 /* emit one of the register packets above */
170#define RADEON_CMD_SCALARS 2 /* emit scalar data */
171#define RADEON_CMD_VECTORS 3 /* emit vector data */
172#define RADEON_CMD_DMA_DISCARD 4 /* discard current dma buf */
173#define RADEON_CMD_PACKET3 5 /* emit hw packet */
174#define RADEON_CMD_PACKET3_CLIP 6 /* emit hw packet wrapped in cliprects */
175#define RADEON_CMD_SCALARS2 7 /* r200 stopgap */
176#define RADEON_CMD_WAIT 8 /* emit hw wait commands -- note:
177 * doesn't make the cpu wait, just
178 * the graphics hardware */
179
180typedef union {
181 int i;
182 struct {
183 unsigned char cmd_type, pad0, pad1, pad2;
184 } header;
185 struct {
186 unsigned char cmd_type, packet_id, pad0, pad1;
187 } packet;
188 struct {
189 unsigned char cmd_type, offset, stride, count;
190 } scalars;
191 struct {
192 unsigned char cmd_type, offset, stride, count;
193 } vectors;
194 struct {
195 unsigned char cmd_type, buf_idx, pad0, pad1;
196 } dma;
197 struct {
198 unsigned char cmd_type, flags, pad0, pad1;
199 } wait;
200} drm_radeon_cmd_header_t;
201
202#define RADEON_WAIT_2D 0x1
203#define RADEON_WAIT_3D 0x2
204
205/* Allowed parameters for R300_CMD_PACKET3
206 */
207#define R300_CMD_PACKET3_CLEAR 0
208#define R300_CMD_PACKET3_RAW 1
209
210/* Commands understood by cmd_buffer ioctl for R300.
211 * The interface has not been stabilized, so some of these may be removed
212 * and eventually reordered before stabilization.
213 */
214#define R300_CMD_PACKET0 1
215#define R300_CMD_VPU 2 /* emit vertex program upload */
216#define R300_CMD_PACKET3 3 /* emit a packet3 */
217#define R300_CMD_END3D 4 /* emit sequence ending 3d rendering */
218#define R300_CMD_CP_DELAY 5
219#define R300_CMD_DMA_DISCARD 6
220#define R300_CMD_WAIT 7
221# define R300_WAIT_2D 0x1
222# define R300_WAIT_3D 0x2
223# define R300_WAIT_2D_CLEAN 0x3
224# define R300_WAIT_3D_CLEAN 0x4
225#define R300_CMD_SCRATCH 8
226
227typedef union {
228 unsigned int u;
229 struct {
230 unsigned char cmd_type, pad0, pad1, pad2;
231 } header;
232 struct {
233 unsigned char cmd_type, count, reglo, reghi;
234 } packet0;
235 struct {
236 unsigned char cmd_type, count, adrlo, adrhi;
237 } vpu;
238 struct {
239 unsigned char cmd_type, packet, pad0, pad1;
240 } packet3;
241 struct {
242 unsigned char cmd_type, packet;
243 unsigned short count; /* amount of packet2 to emit */
244 } delay;
245 struct {
246 unsigned char cmd_type, buf_idx, pad0, pad1;
247 } dma;
248 struct {
249 unsigned char cmd_type, flags, pad0, pad1;
250 } wait;
251 struct {
252 unsigned char cmd_type, reg, n_bufs, flags;
253 } scratch;
254} drm_r300_cmd_header_t;
255
256#define RADEON_FRONT 0x1
257#define RADEON_BACK 0x2
258#define RADEON_DEPTH 0x4
259#define RADEON_STENCIL 0x8
260#define RADEON_CLEAR_FASTZ 0x80000000
261#define RADEON_USE_HIERZ 0x40000000
262#define RADEON_USE_COMP_ZBUF 0x20000000
263
264/* Primitive types
265 */
266#define RADEON_POINTS 0x1
267#define RADEON_LINES 0x2
268#define RADEON_LINE_STRIP 0x3
269#define RADEON_TRIANGLES 0x4
270#define RADEON_TRIANGLE_FAN 0x5
271#define RADEON_TRIANGLE_STRIP 0x6
272
273/* Vertex/indirect buffer size
274 */
275#define RADEON_BUFFER_SIZE 65536
276
277/* Byte offsets for indirect buffer data
278 */
279#define RADEON_INDEX_PRIM_OFFSET 20
280
281#define RADEON_SCRATCH_REG_OFFSET 32
282
283#define RADEON_NR_SAREA_CLIPRECTS 12
284
285/* There are 2 heaps (local/GART). Each region within a heap is a
286 * minimum of 64k, and there are at most 64 of them per heap.
287 */
288#define RADEON_LOCAL_TEX_HEAP 0
289#define RADEON_GART_TEX_HEAP 1
290#define RADEON_NR_TEX_HEAPS 2
291#define RADEON_NR_TEX_REGIONS 64
292#define RADEON_LOG_TEX_GRANULARITY 16
293
294#define RADEON_MAX_TEXTURE_LEVELS 12
295#define RADEON_MAX_TEXTURE_UNITS 3
296
297#define RADEON_MAX_SURFACES 8
298
299/* Blits have strict offset rules. All blit offset must be aligned on
300 * a 1K-byte boundary.
301 */
302#define RADEON_OFFSET_SHIFT 10
303#define RADEON_OFFSET_ALIGN (1 << RADEON_OFFSET_SHIFT)
304#define RADEON_OFFSET_MASK (RADEON_OFFSET_ALIGN - 1)
305
306#endif /* __RADEON_SAREA_DEFINES__ */
307
308typedef struct {
309 unsigned int red;
310 unsigned int green;
311 unsigned int blue;
312 unsigned int alpha;
313} radeon_color_regs_t;
314
315typedef struct {
316 /* Context state */
317 unsigned int pp_misc; /* 0x1c14 */
318 unsigned int pp_fog_color;
319 unsigned int re_solid_color;
320 unsigned int rb3d_blendcntl;
321 unsigned int rb3d_depthoffset;
322 unsigned int rb3d_depthpitch;
323 unsigned int rb3d_zstencilcntl;
324
325 unsigned int pp_cntl; /* 0x1c38 */
326 unsigned int rb3d_cntl;
327 unsigned int rb3d_coloroffset;
328 unsigned int re_width_height;
329 unsigned int rb3d_colorpitch;
330 unsigned int se_cntl;
331
332 /* Vertex format state */
333 unsigned int se_coord_fmt; /* 0x1c50 */
334
335 /* Line state */
336 unsigned int re_line_pattern; /* 0x1cd0 */
337 unsigned int re_line_state;
338
339 unsigned int se_line_width; /* 0x1db8 */
340
341 /* Bumpmap state */
342 unsigned int pp_lum_matrix; /* 0x1d00 */
343
344 unsigned int pp_rot_matrix_0; /* 0x1d58 */
345 unsigned int pp_rot_matrix_1;
346
347 /* Mask state */
348 unsigned int rb3d_stencilrefmask; /* 0x1d7c */
349 unsigned int rb3d_ropcntl;
350 unsigned int rb3d_planemask;
351
352 /* Viewport state */
353 unsigned int se_vport_xscale; /* 0x1d98 */
354 unsigned int se_vport_xoffset;
355 unsigned int se_vport_yscale;
356 unsigned int se_vport_yoffset;
357 unsigned int se_vport_zscale;
358 unsigned int se_vport_zoffset;
359
360 /* Setup state */
361 unsigned int se_cntl_status; /* 0x2140 */
362
363 /* Misc state */
364 unsigned int re_top_left; /* 0x26c0 */
365 unsigned int re_misc;
366} drm_radeon_context_regs_t;
367
368typedef struct {
369 /* Zbias state */
370 unsigned int se_zbias_factor; /* 0x1dac */
371 unsigned int se_zbias_constant;
372} drm_radeon_context2_regs_t;
373
374/* Setup registers for each texture unit
375 */
376typedef struct {
377 unsigned int pp_txfilter;
378 unsigned int pp_txformat;
379 unsigned int pp_txoffset;
380 unsigned int pp_txcblend;
381 unsigned int pp_txablend;
382 unsigned int pp_tfactor;
383 unsigned int pp_border_color;
384} drm_radeon_texture_regs_t;
385
386typedef struct {
387 unsigned int start;
388 unsigned int finish;
389 unsigned int prim:8;
390 unsigned int stateidx:8;
391 unsigned int numverts:16; /* overloaded as offset/64 for elt prims */
392 unsigned int vc_format; /* vertex format */
393} drm_radeon_prim_t;
394
395typedef struct {
396 drm_radeon_context_regs_t context;
397 drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS];
398 drm_radeon_context2_regs_t context2;
399 unsigned int dirty;
400} drm_radeon_state_t;
401
402typedef struct {
403 /* The channel for communication of state information to the
404 * kernel on firing a vertex buffer with either of the
405 * obsoleted vertex/index ioctls.
406 */
407 drm_radeon_context_regs_t context_state;
408 drm_radeon_texture_regs_t tex_state[RADEON_MAX_TEXTURE_UNITS];
409 unsigned int dirty;
410 unsigned int vertsize;
411 unsigned int vc_format;
412
413 /* The current cliprects, or a subset thereof.
414 */
415 drm_clip_rect_t boxes[RADEON_NR_SAREA_CLIPRECTS];
416 unsigned int nbox;
417
418 /* Counters for client-side throttling of rendering clients.
419 */
420 unsigned int last_frame;
421 unsigned int last_dispatch;
422 unsigned int last_clear;
423
424 drm_tex_region_t tex_list[RADEON_NR_TEX_HEAPS][RADEON_NR_TEX_REGIONS +
425 1];
426 unsigned int tex_age[RADEON_NR_TEX_HEAPS];
427 int ctx_owner;
428 int pfState; /* number of 3d windows (0,1,2ormore) */
429 int pfCurrentPage; /* which buffer is being displayed? */
430 int crtc2_base; /* CRTC2 frame offset */
431 int tiling_enabled; /* set by drm, read by 2d + 3d clients */
432} drm_radeon_sarea_t;
433
434/* WARNING: If you change any of these defines, make sure to change the
435 * defines in the Xserver file (xf86drmRadeon.h)
436 *
437 * KW: actually it's illegal to change any of this (backwards compatibility).
438 */
439
440/* Radeon specific ioctls
441 * The device specific ioctl range is 0x40 to 0x79.
442 */
443#define DRM_RADEON_CP_INIT 0x00
444#define DRM_RADEON_CP_START 0x01
445#define DRM_RADEON_CP_STOP 0x02
446#define DRM_RADEON_CP_RESET 0x03
447#define DRM_RADEON_CP_IDLE 0x04
448#define DRM_RADEON_RESET 0x05
449#define DRM_RADEON_FULLSCREEN 0x06
450#define DRM_RADEON_SWAP 0x07
451#define DRM_RADEON_CLEAR 0x08
452#define DRM_RADEON_VERTEX 0x09
453#define DRM_RADEON_INDICES 0x0A
454#define DRM_RADEON_NOT_USED
455#define DRM_RADEON_STIPPLE 0x0C
456#define DRM_RADEON_INDIRECT 0x0D
457#define DRM_RADEON_TEXTURE 0x0E
458#define DRM_RADEON_VERTEX2 0x0F
459#define DRM_RADEON_CMDBUF 0x10
460#define DRM_RADEON_GETPARAM 0x11
461#define DRM_RADEON_FLIP 0x12
462#define DRM_RADEON_ALLOC 0x13
463#define DRM_RADEON_FREE 0x14
464#define DRM_RADEON_INIT_HEAP 0x15
465#define DRM_RADEON_IRQ_EMIT 0x16
466#define DRM_RADEON_IRQ_WAIT 0x17
467#define DRM_RADEON_CP_RESUME 0x18
468#define DRM_RADEON_SETPARAM 0x19
469#define DRM_RADEON_SURF_ALLOC 0x1a
470#define DRM_RADEON_SURF_FREE 0x1b
471
472#define DRM_IOCTL_RADEON_CP_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_INIT, drm_radeon_init_t)
473#define DRM_IOCTL_RADEON_CP_START DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_CP_START)
474#define DRM_IOCTL_RADEON_CP_STOP DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CP_STOP, drm_radeon_cp_stop_t)
475#define DRM_IOCTL_RADEON_CP_RESET DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_CP_RESET)
476#define DRM_IOCTL_RADEON_CP_IDLE DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_CP_IDLE)
477#define DRM_IOCTL_RADEON_RESET DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_RESET)
478#define DRM_IOCTL_RADEON_FULLSCREEN DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FULLSCREEN, drm_radeon_fullscreen_t)
479#define DRM_IOCTL_RADEON_SWAP DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_SWAP)
480#define DRM_IOCTL_RADEON_CLEAR DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CLEAR, drm_radeon_clear_t)
481#define DRM_IOCTL_RADEON_VERTEX DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX, drm_radeon_vertex_t)
482#define DRM_IOCTL_RADEON_INDICES DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INDICES, drm_radeon_indices_t)
483#define DRM_IOCTL_RADEON_STIPPLE DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_STIPPLE, drm_radeon_stipple_t)
484#define DRM_IOCTL_RADEON_INDIRECT DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_INDIRECT, drm_radeon_indirect_t)
485#define DRM_IOCTL_RADEON_TEXTURE DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_TEXTURE, drm_radeon_texture_t)
486#define DRM_IOCTL_RADEON_VERTEX2 DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_VERTEX2, drm_radeon_vertex2_t)
487#define DRM_IOCTL_RADEON_CMDBUF DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_CMDBUF, drm_radeon_cmd_buffer_t)
488#define DRM_IOCTL_RADEON_GETPARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_GETPARAM, drm_radeon_getparam_t)
489#define DRM_IOCTL_RADEON_FLIP DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_FLIP)
490#define DRM_IOCTL_RADEON_ALLOC DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_ALLOC, drm_radeon_mem_alloc_t)
491#define DRM_IOCTL_RADEON_FREE DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_FREE, drm_radeon_mem_free_t)
492#define DRM_IOCTL_RADEON_INIT_HEAP DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_INIT_HEAP, drm_radeon_mem_init_heap_t)
493#define DRM_IOCTL_RADEON_IRQ_EMIT DRM_IOWR(DRM_COMMAND_BASE + DRM_RADEON_IRQ_EMIT, drm_radeon_irq_emit_t)
494#define DRM_IOCTL_RADEON_IRQ_WAIT DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_IRQ_WAIT, drm_radeon_irq_wait_t)
495#define DRM_IOCTL_RADEON_CP_RESUME DRM_IO( DRM_COMMAND_BASE + DRM_RADEON_CP_RESUME)
496#define DRM_IOCTL_RADEON_SETPARAM DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SETPARAM, drm_radeon_setparam_t)
497#define DRM_IOCTL_RADEON_SURF_ALLOC DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_ALLOC, drm_radeon_surface_alloc_t)
498#define DRM_IOCTL_RADEON_SURF_FREE DRM_IOW( DRM_COMMAND_BASE + DRM_RADEON_SURF_FREE, drm_radeon_surface_free_t)
499
500typedef struct drm_radeon_init {
501 enum {
502 RADEON_INIT_CP = 0x01,
503 RADEON_CLEANUP_CP = 0x02,
504 RADEON_INIT_R200_CP = 0x03,
505 RADEON_INIT_R300_CP = 0x04
506 } func;
507 unsigned long sarea_priv_offset;
508 int is_pci; /* for overriding only */
509 int cp_mode;
510 int gart_size;
511 int ring_size;
512 int usec_timeout;
513
514 unsigned int fb_bpp;
515 unsigned int front_offset, front_pitch;
516 unsigned int back_offset, back_pitch;
517 unsigned int depth_bpp;
518 unsigned int depth_offset, depth_pitch;
519
520 unsigned long fb_offset DEPRECATED; /* deprecated, driver asks hardware */
521 unsigned long mmio_offset DEPRECATED; /* deprecated, driver asks hardware */
522 unsigned long ring_offset;
523 unsigned long ring_rptr_offset;
524 unsigned long buffers_offset;
525 unsigned long gart_textures_offset;
526} drm_radeon_init_t;
527
528typedef struct drm_radeon_cp_stop {
529 int flush;
530 int idle;
531} drm_radeon_cp_stop_t;
532
533typedef struct drm_radeon_fullscreen {
534 enum {
535 RADEON_INIT_FULLSCREEN = 0x01,
536 RADEON_CLEANUP_FULLSCREEN = 0x02
537 } func;
538} drm_radeon_fullscreen_t;
539
540#define CLEAR_X1 0
541#define CLEAR_Y1 1
542#define CLEAR_X2 2
543#define CLEAR_Y2 3
544#define CLEAR_DEPTH 4
545
546typedef union drm_radeon_clear_rect {
547 float f[5];
548 unsigned int ui[5];
549} drm_radeon_clear_rect_t;
550
551typedef struct drm_radeon_clear {
552 unsigned int flags;
553 unsigned int clear_color;
554 unsigned int clear_depth;
555 unsigned int color_mask;
556 unsigned int depth_mask; /* misnamed field: should be stencil */
557 drm_radeon_clear_rect_t __user *depth_boxes;
558} drm_radeon_clear_t;
559
560typedef struct drm_radeon_vertex {
561 int prim;
562 int idx; /* Index of vertex buffer */
563 int count; /* Number of vertices in buffer */
564 int discard; /* Client finished with buffer? */
565} drm_radeon_vertex_t;
566
567typedef struct drm_radeon_indices {
568 int prim;
569 int idx;
570 int start;
571 int end;
572 int discard; /* Client finished with buffer? */
573} drm_radeon_indices_t;
574
575/* v1.2 - obsoletes drm_radeon_vertex and drm_radeon_indices
576 * - allows multiple primitives and state changes in a single ioctl
577 * - supports driver change to emit native primitives
578 */
579typedef struct drm_radeon_vertex2 {
580 int idx; /* Index of vertex buffer */
581 int discard; /* Client finished with buffer? */
582 int nr_states;
583 drm_radeon_state_t __user *state;
584 int nr_prims;
585 drm_radeon_prim_t __user *prim;
586} drm_radeon_vertex2_t;
587
588/* v1.3 - obsoletes drm_radeon_vertex2
589 * - allows arbitarily large cliprect list
590 * - allows updating of tcl packet, vector and scalar state
591 * - allows memory-efficient description of state updates
592 * - allows state to be emitted without a primitive
593 * (for clears, ctx switches)
594 * - allows more than one dma buffer to be referenced per ioctl
595 * - supports tcl driver
596 * - may be extended in future versions with new cmd types, packets
597 */
598typedef struct drm_radeon_cmd_buffer {
599 int bufsz;
600 char __user *buf;
601 int nbox;
602 drm_clip_rect_t __user *boxes;
603} drm_radeon_cmd_buffer_t;
604
605typedef struct drm_radeon_tex_image {
606 unsigned int x, y; /* Blit coordinates */
607 unsigned int width, height;
608 const void __user *data;
609} drm_radeon_tex_image_t;
610
611typedef struct drm_radeon_texture {
612 unsigned int offset;
613 int pitch;
614 int format;
615 int width; /* Texture image coordinates */
616 int height;
617 drm_radeon_tex_image_t __user *image;
618} drm_radeon_texture_t;
619
620typedef struct drm_radeon_stipple {
621 unsigned int __user *mask;
622} drm_radeon_stipple_t;
623
624typedef struct drm_radeon_indirect {
625 int idx;
626 int start;
627 int end;
628 int discard;
629} drm_radeon_indirect_t;
630
631/* enum for card type parameters */
632#define RADEON_CARD_PCI 0
633#define RADEON_CARD_AGP 1
634#define RADEON_CARD_PCIE 2
635
636/* 1.3: An ioctl to get parameters that aren't available to the 3d
637 * client any other way.
638 */
639#define RADEON_PARAM_GART_BUFFER_OFFSET 1 /* card offset of 1st GART buffer */
640#define RADEON_PARAM_LAST_FRAME 2
641#define RADEON_PARAM_LAST_DISPATCH 3
642#define RADEON_PARAM_LAST_CLEAR 4
643/* Added with DRM version 1.6. */
644#define RADEON_PARAM_IRQ_NR 5
645#define RADEON_PARAM_GART_BASE 6 /* card offset of GART base */
646/* Added with DRM version 1.8. */
647#define RADEON_PARAM_REGISTER_HANDLE 7 /* for drmMap() */
648#define RADEON_PARAM_STATUS_HANDLE 8
649#define RADEON_PARAM_SAREA_HANDLE 9
650#define RADEON_PARAM_GART_TEX_HANDLE 10
651#define RADEON_PARAM_SCRATCH_OFFSET 11
652#define RADEON_PARAM_CARD_TYPE 12
653
654typedef struct drm_radeon_getparam {
655 int param;
656 void __user *value;
657} drm_radeon_getparam_t;
658
659/* 1.6: Set up a memory manager for regions of shared memory:
660 */
661#define RADEON_MEM_REGION_GART 1
662#define RADEON_MEM_REGION_FB 2
663
664typedef struct drm_radeon_mem_alloc {
665 int region;
666 int alignment;
667 int size;
668 int __user *region_offset; /* offset from start of fb or GART */
669} drm_radeon_mem_alloc_t;
670
671typedef struct drm_radeon_mem_free {
672 int region;
673 int region_offset;
674} drm_radeon_mem_free_t;
675
676typedef struct drm_radeon_mem_init_heap {
677 int region;
678 int size;
679 int start;
680} drm_radeon_mem_init_heap_t;
681
682/* 1.6: Userspace can request & wait on irq's:
683 */
684typedef struct drm_radeon_irq_emit {
685 int __user *irq_seq;
686} drm_radeon_irq_emit_t;
687
688typedef struct drm_radeon_irq_wait {
689 int irq_seq;
690} drm_radeon_irq_wait_t;
691
692/* 1.10: Clients tell the DRM where they think the framebuffer is located in
693 * the card's address space, via a new generic ioctl to set parameters
694 */
695
696typedef struct drm_radeon_setparam {
697 unsigned int param;
698 int64_t value;
699} drm_radeon_setparam_t;
700
701#define RADEON_SETPARAM_FB_LOCATION 1 /* determined framebuffer location */
702#define RADEON_SETPARAM_SWITCH_TILING 2 /* enable/disable color tiling */
703#define RADEON_SETPARAM_PCIGART_LOCATION 3 /* PCI Gart Location */
704
705#define RADEON_SETPARAM_NEW_MEMMAP 4 /* Use new memory map */
706
707/* 1.14: Clients can allocate/free a surface
708 */
709typedef struct drm_radeon_surface_alloc {
710 unsigned int address;
711 unsigned int size;
712 unsigned int flags;
713} drm_radeon_surface_alloc_t;
714
715typedef struct drm_radeon_surface_free {
716 unsigned int address;
717} drm_radeon_surface_free_t;
718
719
720#endif
注意: 瀏覽 TracBrowser 來幫助您使用儲存庫瀏覽器

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette