VirtualBox

source: vbox/trunk/src/VBox/Devices/EFI/Firmware/OvmfPkg/OvmfPkg.dec@ 95057

最後變更 在這個檔案從95057是 89983,由 vboxsync 提交於 3 年 前

Devices/EFI: Merge edk-stable202105 and openssl 1.1.1j and make it build, bugref:4643

  • 屬性 svn:eol-style 設為 native
檔案大小: 19.3 KB
 
1## @file
2# EFI/Framework Open Virtual Machine Firmware (OVMF) platform
3#
4# Copyright (c) 2020, Rebecca Cran <[email protected]>
5# Copyright (c) 2006 - 2019, Intel Corporation. All rights reserved.<BR>
6# Copyright (c) 2014, Pluribus Networks, Inc.
7#
8# SPDX-License-Identifier: BSD-2-Clause-Patent
9#
10##
11
12[Defines]
13 DEC_SPECIFICATION = 0x00010005
14 PACKAGE_NAME = OvmfPkg
15 PACKAGE_GUID = 2daf5f34-50e5-4b9d-b8e3-5562334d87e5
16 PACKAGE_VERSION = 0.1
17
18[Includes]
19 Include
20 Csm/Include
21
22[LibraryClasses]
23 ## @libraryclass Access bhyve's firmware control interface.
24 BhyveFwCtlLib|Include/Library/BhyveFwCtlLib.h
25
26 ## @libraryclass Loads and boots a Linux kernel image
27 #
28 LoadLinuxLib|Include/Library/LoadLinuxLib.h
29
30 ## @libraryclass Declares helper functions for Secure Encrypted
31 # Virtualization (SEV) guests.
32 MemEncryptSevLib|Include/Library/MemEncryptSevLib.h
33
34 ## @libraryclass Save and restore variables using a file
35 #
36 NvVarsFileLib|Include/Library/NvVarsFileLib.h
37
38 ## @libraryclass Provides services to work with PCI capabilities in PCI
39 # config space.
40 PciCapLib|Include/Library/PciCapLib.h
41
42 ## @libraryclass Layered on top of PciCapLib, allows clients to plug an
43 # EFI_PCI_IO_PROTOCOL backend into PciCapLib, for config
44 # space access.
45 PciCapPciIoLib|Include/Library/PciCapPciIoLib.h
46
47 ## @libraryclass Layered on top of PciCapLib, allows clients to plug a
48 # PciSegmentLib backend into PciCapLib, for config space
49 # access.
50 PciCapPciSegmentLib|Include/Library/PciCapPciSegmentLib.h
51
52 ## @libraryclass Provide common utility functions to PciHostBridgeLib
53 # instances in ArmVirtPkg and OvmfPkg.
54 PciHostBridgeUtilityLib|Include/Library/PciHostBridgeUtilityLib.h
55
56 ## @libraryclass Register a status code handler for printing the Boot
57 # Manager's LoadImage() and StartImage() preparations, and
58 # return codes, to the UEFI console.
59 PlatformBmPrintScLib|Include/Library/PlatformBmPrintScLib.h
60
61 ## @libraryclass Customize FVB2 protocol member functions for a platform.
62 PlatformFvbLib|Include/Library/PlatformFvbLib.h
63
64 ## @libraryclass Access QEMU's firmware configuration interface
65 #
66 QemuFwCfgLib|Include/Library/QemuFwCfgLib.h
67
68 ## @libraryclass S3 support for QEMU fw_cfg
69 #
70 QemuFwCfgS3Lib|Include/Library/QemuFwCfgS3Lib.h
71
72 ## @libraryclass Parse the contents of named fw_cfg files as simple
73 # (scalar) data types.
74 QemuFwCfgSimpleParserLib|Include/Library/QemuFwCfgSimpleParserLib.h
75
76 ## @libraryclass Rewrite the BootOrder NvVar based on QEMU's "bootorder"
77 # fw_cfg file.
78 #
79 QemuBootOrderLib|Include/Library/QemuBootOrderLib.h
80
81 ## @libraryclass Load a kernel image and command line passed to QEMU via
82 # the command line
83 #
84 QemuLoadImageLib|Include/Library/QemuLoadImageLib.h
85
86 ## @libraryclass Serialize (and deserialize) variables
87 #
88 SerializeVariablesLib|Include/Library/SerializeVariablesLib.h
89
90 ## @libraryclass Declares utility functions for virtio device drivers.
91 VirtioLib|Include/Library/VirtioLib.h
92
93 ## @libraryclass Install Virtio Device Protocol instances on virtio-mmio
94 # transports.
95 VirtioMmioDeviceLib|Include/Library/VirtioMmioDeviceLib.h
96
97 ## @libraryclass Invoke Xen hypercalls
98 #
99 XenHypercallLib|Include/Library/XenHypercallLib.h
100
101 ## @libraryclass Manage XenBus device path and I/O handles
102 #
103 XenIoMmioLib|Include/Library/XenIoMmioLib.h
104
105 ## @libraryclass Get information about Xen
106 #
107 XenPlatformLib|Include/Library/XenPlatformLib.h
108
109[Guids]
110 gUefiOvmfPkgTokenSpaceGuid = {0x93bb96af, 0xb9f2, 0x4eb8, {0x94, 0x62, 0xe0, 0xba, 0x74, 0x56, 0x42, 0x36}}
111 gEfiXenInfoGuid = {0xd3b46f3b, 0xd441, 0x1244, {0x9a, 0x12, 0x0, 0x12, 0x27, 0x3f, 0xc1, 0x4d}}
112 gOvmfPkKek1AppPrefixGuid = {0x4e32566d, 0x8e9e, 0x4f52, {0x81, 0xd3, 0x5b, 0xb9, 0x71, 0x5f, 0x97, 0x27}}
113 gOvmfPlatformConfigGuid = {0x7235c51c, 0x0c80, 0x4cab, {0x87, 0xac, 0x3b, 0x08, 0x4a, 0x63, 0x04, 0xb1}}
114 gVirtioMmioTransportGuid = {0x837dca9e, 0xe874, 0x4d82, {0xb2, 0x9a, 0x23, 0xfe, 0x0e, 0x23, 0xd1, 0xe2}}
115 gQemuRamfbGuid = {0x557423a1, 0x63ab, 0x406c, {0xbe, 0x7e, 0x91, 0xcd, 0xbc, 0x08, 0xc4, 0x57}}
116 gXenBusRootDeviceGuid = {0xa732241f, 0x383d, 0x4d9c, {0x8a, 0xe1, 0x8e, 0x09, 0x83, 0x75, 0x89, 0xd7}}
117 gRootBridgesConnectedEventGroupGuid = {0x24a2d66f, 0xeedd, 0x4086, {0x90, 0x42, 0xf2, 0x6e, 0x47, 0x97, 0xee, 0x69}}
118 gMicrosoftVendorGuid = {0x77fa9abd, 0x0359, 0x4d32, {0xbd, 0x60, 0x28, 0xf4, 0xe7, 0x8f, 0x78, 0x4b}}
119 gEfiLegacyBiosGuid = {0x2E3044AC, 0x879F, 0x490F, {0x97, 0x60, 0xBB, 0xDF, 0xAF, 0x69, 0x5F, 0x50}}
120 gEfiLegacyDevOrderVariableGuid = {0xa56074db, 0x65fe, 0x45f7, {0xbd, 0x21, 0x2d, 0x2b, 0xdd, 0x8e, 0x96, 0x52}}
121 gLinuxEfiInitrdMediaGuid = {0x5568e427, 0x68fc, 0x4f3d, {0xac, 0x74, 0xca, 0x55, 0x52, 0x31, 0xcc, 0x68}}
122 gQemuKernelLoaderFsMediaGuid = {0x1428f772, 0xb64a, 0x441e, {0xb8, 0xc3, 0x9e, 0xbd, 0xd7, 0xf8, 0x93, 0xc7}}
123 gGrubFileGuid = {0xb5ae312c, 0xbc8a, 0x43b1, {0x9c, 0x62, 0xeb, 0xb8, 0x26, 0xdd, 0x5d, 0x07}}
124 gConfidentialComputingSecretGuid = {0xadf956ad, 0xe98c, 0x484c, {0xae, 0x11, 0xb5, 0x1c, 0x7d, 0x33, 0x64, 0x47}}
125
126[Ppis]
127 # PPI whose presence in the PPI database signals that the TPM base address
128 # has been discovered and recorded
129 gOvmfTpmDiscoveredPpiGuid = {0xb9a61ad0, 0x2802, 0x41f3, {0xb5, 0x13, 0x96, 0x51, 0xce, 0x6b, 0xd5, 0x75}}
130
131 # This PPI signals that accessing the MMIO range of the TPM is possible in
132 # the PEI phase, regardless of memory encryption
133 gOvmfTpmMmioAccessiblePpiGuid = {0x35c84ff2, 0x7bfe, 0x453d, {0x84, 0x5f, 0x68, 0x3a, 0x49, 0x2c, 0xf7, 0xb7}}
134
135[Protocols]
136 gVirtioDeviceProtocolGuid = {0xfa920010, 0x6785, 0x4941, {0xb6, 0xec, 0x49, 0x8c, 0x57, 0x9f, 0x16, 0x0a}}
137 gXenBusProtocolGuid = {0x3d3ca290, 0xb9a5, 0x11e3, {0xb7, 0x5d, 0xb8, 0xac, 0x6f, 0x7d, 0x65, 0xe6}}
138 gXenIoProtocolGuid = {0x6efac84f, 0x0ab0, 0x4747, {0x81, 0xbe, 0x85, 0x55, 0x62, 0x59, 0x04, 0x49}}
139 gIoMmuAbsentProtocolGuid = {0xf8775d50, 0x8abd, 0x4adf, {0x92, 0xac, 0x85, 0x3e, 0x51, 0xf6, 0xc8, 0xdc}}
140 gEfiLegacy8259ProtocolGuid = {0x38321dba, 0x4fe0, 0x4e17, {0x8a, 0xec, 0x41, 0x30, 0x55, 0xea, 0xed, 0xc1}}
141 gEfiFirmwareVolumeProtocolGuid = {0x389F751F, 0x1838, 0x4388, {0x83, 0x90, 0xcd, 0x81, 0x54, 0xbd, 0x27, 0xf8}}
142 gEfiIsaAcpiProtocolGuid = {0x64a892dc, 0x5561, 0x4536, {0x92, 0xc7, 0x79, 0x9b, 0xfc, 0x18, 0x33, 0x55}}
143 gEfiIsaIoProtocolGuid = {0x7ee2bd44, 0x3da0, 0x11d4, {0x9a, 0x38, 0x0, 0x90, 0x27, 0x3f, 0xc1, 0x4d}}
144 gEfiLegacyBiosProtocolGuid = {0xdb9a1e3d, 0x45cb, 0x4abb, {0x85, 0x3b, 0xe5, 0x38, 0x7f, 0xdb, 0x2e, 0x2d}}
145 gEfiLegacyBiosPlatformProtocolGuid = {0x783658a3, 0x4172, 0x4421, {0xa2, 0x99, 0xe0, 0x09, 0x07, 0x9c, 0x0c, 0xb4}}
146 gEfiLegacyInterruptProtocolGuid = {0x31ce593d, 0x108a, 0x485d, {0xad, 0xb2, 0x78, 0xf2, 0x1f, 0x29, 0x66, 0xbe}}
147 gEfiVgaMiniPortProtocolGuid = {0xc7735a2f, 0x88f5, 0x4882, {0xae, 0x63, 0xfa, 0xac, 0x8c, 0x8b, 0x86, 0xb3}}
148 gOvmfLoadedX86LinuxKernelProtocolGuid = {0xa3edc05d, 0xb618, 0x4ff6, {0x95, 0x52, 0x76, 0xd7, 0x88, 0x63, 0x43, 0xc8}}
149
150[PcdsFixedAtBuild]
151 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvBase|0x0|UINT32|0
152 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvSize|0x0|UINT32|1
153 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvBase|0x0|UINT32|0x15
154 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvSize|0x0|UINT32|0x16
155
156 ## This flag is used to control the destination port for PlatformDebugLibIoPort
157 gUefiOvmfPkgTokenSpaceGuid.PcdDebugIoPort|0x402|UINT16|4
158
159 ## When VirtioScsiDxe is instantiated for a HBA, the numbers of targets and
160 # LUNs are retrieved from the host during virtio-scsi setup.
161 # MdeModulePkg/Bus/Scsi/ScsiBusDxe then scans all MaxTarget * MaxLun
162 # possible devices. This can take extremely long, for example with
163 # MaxTarget=255 and MaxLun=16383. The *inclusive* constants below limit
164 # MaxTarget and MaxLun, independently, should the host report higher values,
165 # so that scanning the number of devices given by their product is still
166 # acceptably fast.
167 gUefiOvmfPkgTokenSpaceGuid.PcdVirtioScsiMaxTargetLimit|31|UINT16|6
168 gUefiOvmfPkgTokenSpaceGuid.PcdVirtioScsiMaxLunLimit|7|UINT32|7
169
170 ## Sets the *inclusive* number of targets and LUNs that PvScsi exposes for
171 # scan by ScsiBusDxe.
172 # As specified above for VirtioScsi, ScsiBusDxe scans all MaxTarget * MaxLun
173 # possible devices, which can take extremely long. Thus, the below constants
174 # are used so that scanning the number of devices given by their product
175 # is still acceptably fast.
176 gUefiOvmfPkgTokenSpaceGuid.PcdPvScsiMaxTargetLimit|64|UINT8|0x36
177 gUefiOvmfPkgTokenSpaceGuid.PcdPvScsiMaxLunLimit|0|UINT8|0x37
178
179 ## After PvScsiDxe sends a SCSI request to the device, it waits for
180 # the request completion in a polling loop.
181 # This constant defines how many micro-seconds to wait between each
182 # polling loop iteration.
183 gUefiOvmfPkgTokenSpaceGuid.PcdPvScsiWaitForCmpStallInUsecs|5|UINT32|0x38
184
185 ## Set the *inclusive* number of targets that MptScsi exposes for scan
186 # by ScsiBusDxe.
187 gUefiOvmfPkgTokenSpaceGuid.PcdMptScsiMaxTargetLimit|7|UINT8|0x39
188
189 ## Microseconds to stall between polling for MptScsi request result
190 gUefiOvmfPkgTokenSpaceGuid.PcdMptScsiStallPerPollUsec|5|UINT32|0x3a
191
192 ## Set the *inclusive* number of targets and LUNs that LsiScsi exposes for
193 # scan by ScsiBusDxe.
194 gUefiOvmfPkgTokenSpaceGuid.PcdLsiScsiMaxTargetLimit|7|UINT8|0x3b
195 gUefiOvmfPkgTokenSpaceGuid.PcdLsiScsiMaxLunLimit|0|UINT8|0x3c
196
197 ## Microseconds to stall between polling for LsiScsi request result
198 gUefiOvmfPkgTokenSpaceGuid.PcdLsiScsiStallPerPollUsec|5|UINT32|0x3d
199
200 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashNvStorageEventLogBase|0x0|UINT32|0x8
201 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashNvStorageEventLogSize|0x0|UINT32|0x9
202 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFirmwareFdSize|0x0|UINT32|0xa
203 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFirmwareBlockSize|0|UINT32|0xb
204 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashNvStorageVariableBase|0x0|UINT32|0xc
205 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashNvStorageFtwSpareBase|0x0|UINT32|0xd
206 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashNvStorageFtwWorkingBase|0x0|UINT32|0xe
207 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFdBaseAddress|0x0|UINT32|0xf
208 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesBase|0x0|UINT32|0x11
209 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesSize|0x0|UINT32|0x12
210 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamBase|0x0|UINT32|0x13
211 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamSize|0x0|UINT32|0x14
212 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageBase|0x0|UINT32|0x18
213 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageSize|0x0|UINT32|0x19
214 gUefiOvmfPkgTokenSpaceGuid.PcdGuidedExtractHandlerTableSize|0x0|UINT32|0x1a
215 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDecompressionScratchEnd|0x0|UINT32|0x1f
216
217 ## Pcd8259LegacyModeMask defines the default mask value for platform. This
218 # value is determined.
219 # 1) If platform only support pure UEFI, value should be set to 0xFFFF or
220 # 0xFFFE; Because only clock interrupt is allowed in legacy mode in pure
221 # UEFI platform.
222 # 2) If platform install CSM and use thunk module:
223 # a) If thunk call provided by CSM binary requires some legacy interrupt
224 # support, the corresponding bit should be opened as 0.
225 # For example, if keyboard interfaces provided CSM binary use legacy
226 # keyboard interrupt in 8259 bit 1, then the value should be set to
227 # 0xFFFC.
228 # b) If all thunk call provied by CSM binary do not require legacy
229 # interrupt support, value should be set to 0xFFFF or 0xFFFE.
230 #
231 # The default value of legacy mode mask could be changed by
232 # EFI_LEGACY_8259_PROTOCOL->SetMask(). But it is rarely need change it
233 # except some special cases such as when initializing the CSM binary, it
234 # should be set to 0xFFFF to mask all legacy interrupt. Please restore the
235 # original legacy mask value if changing is made for these special case.
236 gUefiOvmfPkgTokenSpaceGuid.Pcd8259LegacyModeMask|0xFFFF|UINT16|0x3
237
238 ## Pcd8259LegacyModeEdgeLevel defines the default edge level for legacy
239 # mode's interrrupt controller.
240 # For the corresponding bits, 0 = Edge triggered and 1 = Level triggered.
241 gUefiOvmfPkgTokenSpaceGuid.Pcd8259LegacyModeEdgeLevel|0x0000|UINT16|0x5
242
243 ## Indicates if BiosVideo driver will switch to 80x25 Text VGA Mode when
244 # exiting boot service.
245 # TRUE - Switch to Text VGA Mode.
246 # FALSE - Does not switch to Text VGA Mode.
247 gUefiOvmfPkgTokenSpaceGuid.PcdBiosVideoSetTextVgaModeEnable|FALSE|BOOLEAN|0x28
248
249 ## Indicates if BiosVideo driver will check for VESA BIOS Extension service
250 # support.
251 # TRUE - Check for VESA BIOS Extension service.
252 # FALSE - Does not check for VESA BIOS Extension service.
253 gUefiOvmfPkgTokenSpaceGuid.PcdBiosVideoCheckVbeEnable|TRUE|BOOLEAN|0x29
254
255 ## Indicates if BiosVideo driver will check for VGA service support.
256 # NOTE: If both PcdBiosVideoCheckVbeEnable and PcdBiosVideoCheckVgaEnable
257 # are set to FALSE, that means Graphics Output protocol will not be
258 # installed, the VGA miniport protocol will be installed instead.
259 # TRUE - Check for VGA service.<BR>
260 # FALSE - Does not check for VGA service.<BR>
261 gUefiOvmfPkgTokenSpaceGuid.PcdBiosVideoCheckVgaEnable|TRUE|BOOLEAN|0x2a
262
263 ## Indicates if memory space for legacy region will be set as cacheable.
264 # TRUE - Set cachebility for legacy region.
265 # FALSE - Does not set cachebility for legacy region.
266 gUefiOvmfPkgTokenSpaceGuid.PcdLegacyBiosCacheLegacyRegion|TRUE|BOOLEAN|0x2b
267
268 ## Specify memory size with bytes to reserve EBDA below 640K for OPROM.
269 # The value should be a multiple of 4KB.
270 gUefiOvmfPkgTokenSpaceGuid.PcdEbdaReservedMemorySize|0x8000|UINT32|0x2c
271
272 ## Specify memory base address for OPROM to find free memory.
273 # Some OPROMs do not use EBDA or PMM to allocate memory for its usage,
274 # instead they find the memory filled with zero from 0x20000.
275 # The value should be a multiple of 4KB.
276 # The range should be below the EBDA reserved range from
277 # (CONVENTIONAL_MEMORY_TOP - Reserved EBDA Memory Size) to
278 # CONVENTIONAL_MEMORY_TOP.
279 gUefiOvmfPkgTokenSpaceGuid.PcdOpromReservedMemoryBase|0x60000|UINT32|0x2d
280
281 ## Specify memory size with bytes for OPROM to find free memory.
282 # The value should be a multiple of 4KB. And the range should be below the
283 # EBDA reserved range from
284 # (CONVENTIONAL_MEMORY_TOP - Reserved EBDA Memory Size) to
285 # CONVENTIONAL_MEMORY_TOP.
286 gUefiOvmfPkgTokenSpaceGuid.PcdOpromReservedMemorySize|0x28000|UINT32|0x2e
287
288 ## Specify the end of address below 1MB for the OPROM.
289 # The last shadowed OpROM should not exceed this address.
290 gUefiOvmfPkgTokenSpaceGuid.PcdEndOpromShadowAddress|0xdffff|UINT32|0x2f
291
292 ## Specify the low PMM (Post Memory Manager) size with bytes below 1MB.
293 # The value should be a multiple of 4KB.
294 # @Prompt Low PMM (Post Memory Manager) Size
295 gUefiOvmfPkgTokenSpaceGuid.PcdLowPmmMemorySize|0x10000|UINT32|0x30
296
297 ## Specify the high PMM (Post Memory Manager) size with bytes above 1MB.
298 # The value should be a multiple of 4KB.
299 gUefiOvmfPkgTokenSpaceGuid.PcdHighPmmMemorySize|0x400000|UINT32|0x31
300
301 gUefiOvmfPkgTokenSpaceGuid.PcdXenPvhStartOfDayStructPtr|0x0|UINT32|0x17
302 gUefiOvmfPkgTokenSpaceGuid.PcdXenPvhStartOfDayStructPtrSize|0x0|UINT32|0x32
303
304 ## Number of page frames to use for storing grant table entries.
305 gUefiOvmfPkgTokenSpaceGuid.PcdXenGrantFrames|4|UINT32|0x33
306
307 ## Specify the extra page table needed to mark the GHCB as unencrypted.
308 # The value should be a multiple of 4KB for each.
309 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbPageTableBase|0x0|UINT32|0x3e
310 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbPageTableSize|0x0|UINT32|0x3f
311
312 ## The base address of the SEC GHCB page used by SEV-ES.
313 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbBase|0|UINT32|0x40
314 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbSize|0|UINT32|0x41
315 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbBackupBase|0|UINT32|0x44
316 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecGhcbBackupSize|0|UINT32|0x45
317
318 ## The base address and size of the SEV Launch Secret Area provisioned
319 # after remote attestation. If this is set in the .fdf, the platform
320 # is responsible for protecting the area from DXE phase overwrites.
321 gUefiOvmfPkgTokenSpaceGuid.PcdSevLaunchSecretBase|0x0|UINT32|0x42
322 gUefiOvmfPkgTokenSpaceGuid.PcdSevLaunchSecretSize|0x0|UINT32|0x43
323
324[PcdsDynamic, PcdsDynamicEx]
325 gUefiOvmfPkgTokenSpaceGuid.PcdEmuVariableEvent|0|UINT64|2
326 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfFlashVariablesEnable|FALSE|BOOLEAN|0x10
327 gUefiOvmfPkgTokenSpaceGuid.PcdOvmfHostBridgePciDevId|0|UINT16|0x1b
328 gUefiOvmfPkgTokenSpaceGuid.PcdQemuSmbiosValidated|FALSE|BOOLEAN|0x21
329
330 ## The IO port aperture shared by all PCI root bridges.
331 #
332 gUefiOvmfPkgTokenSpaceGuid.PcdPciIoBase|0x0|UINT64|0x22
333 gUefiOvmfPkgTokenSpaceGuid.PcdPciIoSize|0x0|UINT64|0x23
334
335 ## The 32-bit MMIO aperture shared by all PCI root bridges.
336 #
337 gUefiOvmfPkgTokenSpaceGuid.PcdPciMmio32Base|0x0|UINT64|0x24
338 gUefiOvmfPkgTokenSpaceGuid.PcdPciMmio32Size|0x0|UINT64|0x25
339
340 ## The 64-bit MMIO aperture shared by all PCI root bridges.
341 #
342 gUefiOvmfPkgTokenSpaceGuid.PcdPciMmio64Base|0x0|UINT64|0x26
343 gUefiOvmfPkgTokenSpaceGuid.PcdPciMmio64Size|0x0|UINT64|0x27
344
345 ## The following setting controls how many megabytes we configure as TSEG on
346 # Q35, for SMRAM purposes. Permitted defaults are: 1, 2, 8. Other defaults
347 # cause undefined behavior. During boot, the PCD is updated by PlatformPei
348 # to reflect the extended TSEG size, if one is advertized by QEMU.
349 #
350 # This PCD is only accessed if PcdSmmSmramRequire is TRUE (see below).
351 gUefiOvmfPkgTokenSpaceGuid.PcdQ35TsegMbytes|8|UINT16|0x20
352
353 ## Set to TRUE by PlatformPei if the Q35 board supports the "SMRAM at default
354 # SMBASE" feature.
355 #
356 # This PCD is only accessed if PcdSmmSmramRequire is TRUE (see below).
357 gUefiOvmfPkgTokenSpaceGuid.PcdQ35SmramAtDefaultSmbase|FALSE|BOOLEAN|0x34
358
359 ## This PCD adds a communication channel between OVMF's SmmCpuFeaturesLib
360 # instance in PiSmmCpuDxeSmm, and CpuHotplugSmm.
361 gUefiOvmfPkgTokenSpaceGuid.PcdCpuHotEjectDataAddress|0|UINT64|0x46
362
363[PcdsFeatureFlag]
364 gUefiOvmfPkgTokenSpaceGuid.PcdQemuBootOrderPciTranslation|TRUE|BOOLEAN|0x1c
365 gUefiOvmfPkgTokenSpaceGuid.PcdQemuBootOrderMmioTranslation|FALSE|BOOLEAN|0x1d
366
367 ## This feature flag enables SMM/SMRAM support. Note that it also requires
368 # such support from the underlying QEMU instance; if that support is not
369 # present, the firmware will reject continuing after a certain point.
370 #
371 # The flag also acts as a general "security switch"; when TRUE, many
372 # components will change behavior, with the goal of preventing a malicious
373 # runtime OS from tampering with firmware structures (special memory ranges
374 # used by OVMF, the varstore pflash chip, LockBox etc).
375 gUefiOvmfPkgTokenSpaceGuid.PcdSmmSmramRequire|FALSE|BOOLEAN|0x1e
376
377 ## Informs modules (including pre-DXE-phase modules) whether the platform
378 # firmware contains a CSM (Compatibility Support Module).
379 #
380 gUefiOvmfPkgTokenSpaceGuid.PcdCsmEnable|FALSE|BOOLEAN|0x35
注意: 瀏覽 TracBrowser 來幫助您使用儲存庫瀏覽器

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette